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I. INTRODUCTION
Long Term Evolution (LTE) protocol is a prominent solution to fulfill the continuous demand for high data rate transmission. LTE is capable in establishing a downlink peak data rate up to 326.4 Mbps and maximum data rate of 86. 4 Mbps for the uplink [1] . Therefore, the demand of high output data rate results in an increased signal complexity nurturing towards the employment of multicarrier modulation standards. Owing to this signal complexity, the transmitter system, especially the power amplifier is regulated to maintain a linear operating region [2] . In fulfilling this criterion, the PA is operated at a back-off output power level from its 1 dB compression point. The operation is subjected to the degradation in the efficiency of the PA.
Several optimization methods have been reported in the effort to achieve a desired PAE for the designated PA. The most prominent is the envelope tracking method, which is reported to deliver a PAE of up to 39 %, thus complying the linearity specification for LTE signal with 10 MHz of channel bandwidth. However, in order to meet the stipulated performance criterion, a hybrid, cost ineffective dual technology has to be employed, which is a merger of CMOS and GaAs HBT [3] . An alternative approach is in realizing a RF CMOS only PA, which proves to deliver 25.8 % of PAE at a corresponding output power of 29.4 dBm [4] .
In this work, a class E PA has been designed and realized in an objective to achieve a high PAE, which is measured to be 49 %. A class-E PA is categorized as a non-linear PA due to its operation at the cut-off region of the I-V curve. Hence, in order for the PA to meet the LTE linearity requirement as regulated in the 3GPP specifications [5] , a novel passive linearization technique has been proposed and integrated. The linearization technique cancels out the third order intermodulation (IMD3) at high output power, thus confirming to the ACLR specifications.
This paper is organized as follows. Section II reviews the operation principle of the proposed circuit. Section III explains the theory of operation of the linearized class-E PA. In Section IV, the measured results are presented, followed by the conclusion in Section V. Figure 1 illustrates the topology of the proposed PA, which integrates a Class-E PA, passive pre-distorter linearizer and an output matching network ensuring a maximum linear output power at the designated PAE. The Class-E PA encapsulates a HBT transistor and a shunt capacitor, C1. The passive pre-distorter is connected at the input of the Class-E PA, prior to the parallel RC network. The parallel RC network protects the PA from thermal runaway phenomenon [6] . The output matching network is tasked upon to transform the 50 ohm output impedance to a desired impedance point, which delivers the maximum output power. The methodology in obtaining this impedance point is explained in section III. The Gm compensation technique [7] is adapted in the development of the biasing circuit. This technique helps to stabilize the base-emitter voltage of the biasing circuit, ensuring insensitivity towards an abrupt change of the supply voltage. The collector and base of transistor Qb3 is shorted realizing a diode and further connected to the base of Qb2. Transistor, Qb3 acts as temperature compensator alleviating significant changes in the biasing current across temperature variation.
II.PRINCIPLE OF OPERATION
The proposed PA is fabricated using GaAs HBT technology due to its superior electrical characteristics at high frequency operation [8] . Its inherent characteristics of low collector-emitter offset voltage and low resistance contributes to an efficient operation at low operating voltages [9] - [11] . 
III. THEORY OF OPERATION

A. Optimum Load Resistance
An overhead of maximum linear output power is essential in a handset design to compensate the antenna path loss. The overall maximum linear output power is determined by the load resistance of the main stage amplifier. For LTE, the desirable linear output power essential for reliable transmission by the transmitter system is 23dBm [5] . Hence, the power amplifier needs to have at least 27.5dBm of maximum linear output power overhead to compensate the path loss [12] . The optimum load resistance for a single HBT unit cell can be calculated from the following equation
where Vdc is the desired operating voltage, Vk is the I-V curve knee voltage and Imax is the maximum current as the device is biased at a class-A operating point. In order to determine the optimum load resistance for the desired maximum linear output power delivered by the PA, scaling techniques are adapted. Scaling can be realized by
where N represents the number of HBT cell. Imax and Vk is determined from the I-V curve of a single cell HBT transistor, as described in Fig. 2 . From (1) and (2), the optimum load resistance for the PA in this design is computed to be 6.7 Ω. Based on the Rloadopt location on the Smith Chart an output matching network, as illustrated in Fig. 1 is designed and integrated to transform 50 ohm load impedance to Rloadopt. The inherent relationship between Rloadopt and the delivered output power is expressed in the following equation [12]     2 3 2 10 log , 8 10
where Vsat is the saturation voltage. 
B. Principle Operation of Class-E PA
In an ideal class-E PA, the transistor operates as a switch by shaping the current and voltage response not to overlap each other. This results in high efficiency, since the power dissipation has been minimized. The desirable characteristic is achieved by biasing the PA close to the cut-off region on the I-V curve. In reference to Fig. 3 , the voltage and current waveform of a class-E PA when the switch is turned ON can be represented as [13] :
on the other hand, when the switch is OFF, the voltage and current is given by:
where α represents the incurred phase shift. The result of (4) to (7) is illustrated in the transient response of Fig. 4 , which evidently a class-E operation. 
C. Passive Pre-distortion Linearization Technique
Linearity is an essential performance parameter in power amplifier design. It defines the ability of the PA to process an input signal [14] . In this work, pre-distortion linearization technique is proposed and adapted. A pre-distorter works such that it produces anti-phase input sideband signals which tends to cancel off the unwanted sideband produced by the power amplifier. This is quantified through the amount of gain expansion and phase compression produced at the input of the PA in order to cancel out the respective gain and phase response at the desired output power.
In this work, to meet the ACLR specification at high output power, a passive pre-distorter is integrated at the input of the class-E PA to provide third order intermodulation (IMD3) cancellation. IMD3 cancellation occurs when there is a 180⁰ phase shift [15] between the output of the pre-distorter and output of the class-E PA. This cancellation is dominant at higher output power. This phenomenon can be described from the following simplified Volterra series [16]     3  5  2 7  1  1 3  3  3 3  3 3   3  9  3 3   3 3
where a1 and a3 represents the amplitude at fundamental frequency and IMD3 produced by the PA, respectively while b3 is the IMD3 amplitude produced by the pre-distorter. In order to obtain an IMD3 cancellation at specific output power, the third degree terms need to have opposite signs, in the condition of b3 > a3/a1, [16] .
The relationship between IMD3 and adjacent channel power ratio (ACPR) can be described as [17] - [23]     
where mod 2 
IV. RESULTS AND DISCUSSION
The fabricated PA with a chip dimension of 1 mm x 1mm is depicted in Fig. 6 . Figure 7 illustrates the simulated and measured S-parameter plot of the proposed PA. At 1.95 GHz, S11 and S22 are observed to be less than -10 dB. The power gain exhibited by the PA at the above mentioned frequency is 13 dB. The measured ACLR and PAE performance at centre frequency of LTE Band 1, 1.95 GHz is depicted in Fig. 8 . From Fig. 8 , the third order distortion cancellation initiates at an output power of 21 dBm. Maximum cancellation is observed at 25 dBm output power. This technique helps to push the maximum linear output power to 28 dBm. The PAE measured at this power level is 49 %. The performance of the linearized class-E PA has been summarized in Table I . Table II summarizes the performance comparison of the proposed PA, respective to other recent reported work. It could be deduced that the proposed architecture observes an optimum PAE while satisfying the ACLR requirement in the 3GPP specification. 
V. CONCLUSIONS
In this paper, a novel linearization technique has been implemented on a class-E PA. This linearization technique drives the PA to meet stringent linearity specifications for LTE compliance with 20 MHz channel bandwidth. With a PAE of 49 %, this PA serves as a good candidate in the effort increasing the battery life time of mobile phones intended for 4G wireless communications.
